mirror of https://github.com/proxmox/mirror_qemu
hw/misc/bcm2835_property: Handle CORE_CLK_ID firmware property
Signed-off-by: Sergey Kambalin <sergey.kambalin@auriga.com> Signed-off-by: Philippe Mathieu-Daudé <philmd@linaro.org> Message-id: 20230612223456.33824-5-philmd@linaro.org Message-Id: <20230531155258.8361-1-sergey.kambalin@auriga.com> [PMD: Split from bigger patch: 3/4] Signed-off-by: Philippe Mathieu-Daudé <philmd@linaro.org> [PMM: added a comment about RPI_FIRMWARE_CORE_CLK_RATE really being SoC-specific] Reviewed-by: Peter Maydell <peter.maydell@linaro.org> Signed-off-by: Peter Maydell <peter.maydell@linaro.org>master
parent
5dc496363a
commit
074259c0f2
|
@ -127,6 +127,9 @@ static void bcm2835_property_mbox_push(BCM2835PropertyState *s, uint32_t value)
|
||||||
case RPI_FIRMWARE_UART_CLK_ID:
|
case RPI_FIRMWARE_UART_CLK_ID:
|
||||||
stl_le_phys(&s->dma_as, value + 16, RPI_FIRMWARE_UART_CLK_RATE);
|
stl_le_phys(&s->dma_as, value + 16, RPI_FIRMWARE_UART_CLK_RATE);
|
||||||
break;
|
break;
|
||||||
|
case RPI_FIRMWARE_CORE_CLK_ID:
|
||||||
|
stl_le_phys(&s->dma_as, value + 16, RPI_FIRMWARE_CORE_CLK_RATE);
|
||||||
|
break;
|
||||||
default:
|
default:
|
||||||
stl_le_phys(&s->dma_as, value + 16,
|
stl_le_phys(&s->dma_as, value + 16,
|
||||||
RPI_FIRMWARE_DEFAULT_CLK_RATE);
|
RPI_FIRMWARE_DEFAULT_CLK_RATE);
|
||||||
|
|
|
@ -173,6 +173,11 @@
|
||||||
/* Clock rates */
|
/* Clock rates */
|
||||||
#define RPI_FIRMWARE_EMMC_CLK_RATE 50000000
|
#define RPI_FIRMWARE_EMMC_CLK_RATE 50000000
|
||||||
#define RPI_FIRMWARE_UART_CLK_RATE 3000000
|
#define RPI_FIRMWARE_UART_CLK_RATE 3000000
|
||||||
|
/*
|
||||||
|
* TODO: this is really SoC-specific; we might want to
|
||||||
|
* set it per-SoC if it turns out any guests care.
|
||||||
|
*/
|
||||||
|
#define RPI_FIRMWARE_CORE_CLK_RATE 350000000
|
||||||
#define RPI_FIRMWARE_DEFAULT_CLK_RATE 700000000
|
#define RPI_FIRMWARE_DEFAULT_CLK_RATE 700000000
|
||||||
|
|
||||||
#endif
|
#endif
|
||||||
|
|
Loading…
Reference in New Issue