mirror of https://github.com/proxmox/mirror_qemu
target/arm: Implement SVE2 FCVTNT
Reviewed-by: Peter Maydell <peter.maydell@linaro.org> Signed-off-by: Stephen Long <steplong@quicinc.com> Signed-off-by: Richard Henderson <richard.henderson@linaro.org> Message-id: 20210525010358.152808-73-richard.henderson@linaro.org Message-Id: <20200428174332.17162-2-steplong@quicinc.com> Signed-off-by: Richard Henderson <richard.henderson@linaro.org> Signed-off-by: Peter Maydell <peter.maydell@linaro.org>master
parent
80a712a2be
commit
5c1b7226f5
|
@ -2744,3 +2744,8 @@ DEF_HELPER_FLAGS_5(sve2_cdot_idx_s, TCG_CALL_NO_RWG,
|
||||||
void, ptr, ptr, ptr, ptr, i32)
|
void, ptr, ptr, ptr, ptr, i32)
|
||||||
DEF_HELPER_FLAGS_5(sve2_cdot_idx_d, TCG_CALL_NO_RWG,
|
DEF_HELPER_FLAGS_5(sve2_cdot_idx_d, TCG_CALL_NO_RWG,
|
||||||
void, ptr, ptr, ptr, ptr, i32)
|
void, ptr, ptr, ptr, ptr, i32)
|
||||||
|
|
||||||
|
DEF_HELPER_FLAGS_5(sve2_fcvtnt_sh, TCG_CALL_NO_RWG,
|
||||||
|
void, ptr, ptr, ptr, ptr, i32)
|
||||||
|
DEF_HELPER_FLAGS_5(sve2_fcvtnt_ds, TCG_CALL_NO_RWG,
|
||||||
|
void, ptr, ptr, ptr, ptr, i32)
|
||||||
|
|
|
@ -1580,3 +1580,7 @@ SM4E 01000101 00 10001 1 11100 0 ..... ..... @rdn_rm_e0
|
||||||
# SVE2 crypto constructive binary operations
|
# SVE2 crypto constructive binary operations
|
||||||
SM4EKEY 01000101 00 1 ..... 11110 0 ..... ..... @rd_rn_rm_e0
|
SM4EKEY 01000101 00 1 ..... 11110 0 ..... ..... @rd_rn_rm_e0
|
||||||
RAX1 01000101 00 1 ..... 11110 1 ..... ..... @rd_rn_rm_e0
|
RAX1 01000101 00 1 ..... 11110 1 ..... ..... @rd_rn_rm_e0
|
||||||
|
|
||||||
|
### SVE2 floating-point convert precision odd elements
|
||||||
|
FCVTNT_sh 01100100 10 0010 00 101 ... ..... ..... @rd_pg_rn_e0
|
||||||
|
FCVTNT_ds 01100100 11 0010 10 101 ... ..... ..... @rd_pg_rn_e0
|
||||||
|
|
|
@ -7602,3 +7602,23 @@ void HELPER(fmmla_d)(void *vd, void *vn, void *vm, void *va,
|
||||||
d[3] = float64_add(a[3], float64_add(p0, p1, status), status);
|
d[3] = float64_add(a[3], float64_add(p0, p1, status), status);
|
||||||
}
|
}
|
||||||
}
|
}
|
||||||
|
|
||||||
|
#define DO_FCVTNT(NAME, TYPEW, TYPEN, HW, HN, OP) \
|
||||||
|
void HELPER(NAME)(void *vd, void *vn, void *vg, void *status, uint32_t desc) \
|
||||||
|
{ \
|
||||||
|
intptr_t i = simd_oprsz(desc); \
|
||||||
|
uint64_t *g = vg; \
|
||||||
|
do { \
|
||||||
|
uint64_t pg = g[(i - 1) >> 6]; \
|
||||||
|
do { \
|
||||||
|
i -= sizeof(TYPEW); \
|
||||||
|
if (likely((pg >> (i & 63)) & 1)) { \
|
||||||
|
TYPEW nn = *(TYPEW *)(vn + HW(i)); \
|
||||||
|
*(TYPEN *)(vd + HN(i + sizeof(TYPEN))) = OP(nn, status); \
|
||||||
|
} \
|
||||||
|
} while (i & 63); \
|
||||||
|
} while (i != 0); \
|
||||||
|
}
|
||||||
|
|
||||||
|
DO_FCVTNT(sve2_fcvtnt_sh, uint32_t, uint16_t, H1_4, H1_2, sve_f32_to_f16)
|
||||||
|
DO_FCVTNT(sve2_fcvtnt_ds, uint64_t, uint32_t, , H1_4, float64_to_float32)
|
||||||
|
|
|
@ -8246,3 +8246,19 @@ static bool trans_RAX1(DisasContext *s, arg_rrr_esz *a)
|
||||||
}
|
}
|
||||||
return true;
|
return true;
|
||||||
}
|
}
|
||||||
|
|
||||||
|
static bool trans_FCVTNT_sh(DisasContext *s, arg_rpr_esz *a)
|
||||||
|
{
|
||||||
|
if (!dc_isar_feature(aa64_sve2, s)) {
|
||||||
|
return false;
|
||||||
|
}
|
||||||
|
return do_zpz_ptr(s, a->rd, a->rn, a->pg, false, gen_helper_sve2_fcvtnt_sh);
|
||||||
|
}
|
||||||
|
|
||||||
|
static bool trans_FCVTNT_ds(DisasContext *s, arg_rpr_esz *a)
|
||||||
|
{
|
||||||
|
if (!dc_isar_feature(aa64_sve2, s)) {
|
||||||
|
return false;
|
||||||
|
}
|
||||||
|
return do_zpz_ptr(s, a->rd, a->rn, a->pg, false, gen_helper_sve2_fcvtnt_ds);
|
||||||
|
}
|
||||||
|
|
Loading…
Reference in New Issue