mirror of https://github.com/proxmox/mirror_qemu
linux-user: Emulate /proc/cpuinfo on aarch64 and arm
Add emulation for /proc/cpuinfo for arm architecture. The output below mimics output as seen on debian porterboxes. aarch64 output example: processor : 0 model name : ARMv8 Processor rev 0 (v8l) BogoMIPS : 100.00 Features : swp half thumb fast_mult vfp edsp neon vfpv3 tls vfpv4 idiva idivt vfpd32 lpae aes pmull sha1 sha2 crc32 CPU implementer : 0x41 CPU architecture: 8 CPU variant : 0x1 CPU part : 0xd07 CPU revision : 0 arm 32-bit output example: processor : 0 model name : ARMv7 Processor rev 5 (armv7l) BogoMIPS : 100.00 Features : swp half thumb fast_mult vfp edsp thumbee neon vfpv3 tls vfpv4 idiva idivt vfpd32 lpae CPU implementer : 0x41 CPU architecture: 7 CPU variant : 0x0f CPU part : 0xc07 CPU revision : 5 Signed-off-by: Helge Deller <deller@gmx.de> Reviewed-by: Richard Henderson <richard.henderson@linaro.org> Message-Id: <20230803214450.647040-3-deller@gmx.de> Signed-off-by: Richard Henderson <richard.henderson@linaro.org>master
Helge Deller
Richard Henderson
parent
121c8dd69d
commit
a55b9e7226
|
|
@ -1 +1 @@
|
|||
/* No target-specific /proc support */
|
||||
#include "../arm/target_proc.h"
|
||||
|
|
|
|||
|
|
@ -1 +1,101 @@
|
|||
/* No target-specific /proc support */
|
||||
/*
|
||||
* Arm specific proc functions for linux-user
|
||||
*
|
||||
* SPDX-License-Identifier: GPL-2.0-or-later
|
||||
*/
|
||||
#ifndef ARM_TARGET_PROC_H
|
||||
#define ARM_TARGET_PROC_H
|
||||
|
||||
static int open_cpuinfo(CPUArchState *cpu_env, int fd)
|
||||
{
|
||||
ARMCPU *cpu = env_archcpu(cpu_env);
|
||||
int arch, midr_rev, midr_part, midr_var, midr_impl;
|
||||
target_ulong elf_hwcap = get_elf_hwcap();
|
||||
target_ulong elf_hwcap2 = get_elf_hwcap2();
|
||||
const char *elf_name;
|
||||
int num_cpus, len_part, len_var;
|
||||
|
||||
#if TARGET_BIG_ENDIAN
|
||||
# define END_SUFFIX "b"
|
||||
#else
|
||||
# define END_SUFFIX "l"
|
||||
#endif
|
||||
|
||||
arch = 8;
|
||||
elf_name = "v8" END_SUFFIX;
|
||||
midr_rev = FIELD_EX32(cpu->midr, MIDR_EL1, REVISION);
|
||||
midr_part = FIELD_EX32(cpu->midr, MIDR_EL1, PARTNUM);
|
||||
midr_var = FIELD_EX32(cpu->midr, MIDR_EL1, VARIANT);
|
||||
midr_impl = FIELD_EX32(cpu->midr, MIDR_EL1, IMPLEMENTER);
|
||||
len_part = 3;
|
||||
len_var = 1;
|
||||
|
||||
#ifndef TARGET_AARCH64
|
||||
/* For simplicity, treat ARMv8 as an arm64 kernel with CONFIG_COMPAT. */
|
||||
if (!arm_feature(&cpu->env, ARM_FEATURE_V8)) {
|
||||
if (arm_feature(&cpu->env, ARM_FEATURE_V7)) {
|
||||
arch = 7;
|
||||
midr_var = (cpu->midr >> 16) & 0x7f;
|
||||
len_var = 2;
|
||||
if (arm_feature(&cpu->env, ARM_FEATURE_M)) {
|
||||
elf_name = "armv7m" END_SUFFIX;
|
||||
} else {
|
||||
elf_name = "armv7" END_SUFFIX;
|
||||
}
|
||||
} else {
|
||||
midr_part = cpu->midr >> 4;
|
||||
len_part = 7;
|
||||
if (arm_feature(&cpu->env, ARM_FEATURE_V6)) {
|
||||
arch = 6;
|
||||
elf_name = "armv6" END_SUFFIX;
|
||||
} else if (arm_feature(&cpu->env, ARM_FEATURE_V5)) {
|
||||
arch = 5;
|
||||
elf_name = "armv5t" END_SUFFIX;
|
||||
} else {
|
||||
arch = 4;
|
||||
elf_name = "armv4" END_SUFFIX;
|
||||
}
|
||||
}
|
||||
}
|
||||
#endif
|
||||
|
||||
#undef END_SUFFIX
|
||||
|
||||
num_cpus = sysconf(_SC_NPROCESSORS_ONLN);
|
||||
for (int i = 0; i < num_cpus; i++) {
|
||||
dprintf(fd,
|
||||
"processor\t: %d\n"
|
||||
"model name\t: ARMv%d Processor rev %d (%s)\n"
|
||||
"BogoMIPS\t: 100.00\n"
|
||||
"Features\t:",
|
||||
i, arch, midr_rev, elf_name);
|
||||
|
||||
for (target_ulong j = elf_hwcap; j ; j &= j - 1) {
|
||||
dprintf(fd, " %s", elf_hwcap_str(ctz64(j)));
|
||||
}
|
||||
for (target_ulong j = elf_hwcap2; j ; j &= j - 1) {
|
||||
dprintf(fd, " %s", elf_hwcap2_str(ctz64(j)));
|
||||
}
|
||||
|
||||
dprintf(fd, "\n"
|
||||
"CPU implementer\t: 0x%02x\n"
|
||||
"CPU architecture: %d\n"
|
||||
"CPU variant\t: 0x%0*x\n",
|
||||
midr_impl, arch, len_var, midr_var);
|
||||
if (arch >= 7) {
|
||||
dprintf(fd, "CPU part\t: 0x%0*x\n", len_part, midr_part);
|
||||
}
|
||||
dprintf(fd, "CPU revision\t: %d\n\n", midr_rev);
|
||||
}
|
||||
|
||||
if (arch < 8) {
|
||||
dprintf(fd, "Hardware\t: QEMU v%s %s\n", QEMU_VERSION,
|
||||
cpu->dtb_compatible ? : "");
|
||||
dprintf(fd, "Revision\t: 0000\n");
|
||||
dprintf(fd, "Serial\t\t: 0000000000000000\n");
|
||||
}
|
||||
return 0;
|
||||
}
|
||||
#define HAVE_ARCH_PROC_CPUINFO
|
||||
|
||||
#endif /* ARM_TARGET_PROC_H */
|
||||
|
|
|
|||
|
|
@ -466,7 +466,7 @@ static bool init_guest_commpage(void)
|
|||
#define ELF_HWCAP get_elf_hwcap()
|
||||
#define ELF_HWCAP2 get_elf_hwcap2()
|
||||
|
||||
static uint32_t get_elf_hwcap(void)
|
||||
uint32_t get_elf_hwcap(void)
|
||||
{
|
||||
ARMCPU *cpu = ARM_CPU(thread_cpu);
|
||||
uint32_t hwcaps = 0;
|
||||
|
|
@ -508,7 +508,7 @@ static uint32_t get_elf_hwcap(void)
|
|||
return hwcaps;
|
||||
}
|
||||
|
||||
static uint32_t get_elf_hwcap2(void)
|
||||
uint32_t get_elf_hwcap2(void)
|
||||
{
|
||||
ARMCPU *cpu = ARM_CPU(thread_cpu);
|
||||
uint32_t hwcaps = 0;
|
||||
|
|
@ -521,6 +521,49 @@ static uint32_t get_elf_hwcap2(void)
|
|||
return hwcaps;
|
||||
}
|
||||
|
||||
const char *elf_hwcap_str(uint32_t bit)
|
||||
{
|
||||
static const char *hwcap_str[] = {
|
||||
[__builtin_ctz(ARM_HWCAP_ARM_SWP )] = "swp",
|
||||
[__builtin_ctz(ARM_HWCAP_ARM_HALF )] = "half",
|
||||
[__builtin_ctz(ARM_HWCAP_ARM_THUMB )] = "thumb",
|
||||
[__builtin_ctz(ARM_HWCAP_ARM_26BIT )] = "26bit",
|
||||
[__builtin_ctz(ARM_HWCAP_ARM_FAST_MULT)] = "fast_mult",
|
||||
[__builtin_ctz(ARM_HWCAP_ARM_FPA )] = "fpa",
|
||||
[__builtin_ctz(ARM_HWCAP_ARM_VFP )] = "vfp",
|
||||
[__builtin_ctz(ARM_HWCAP_ARM_EDSP )] = "edsp",
|
||||
[__builtin_ctz(ARM_HWCAP_ARM_JAVA )] = "java",
|
||||
[__builtin_ctz(ARM_HWCAP_ARM_IWMMXT )] = "iwmmxt",
|
||||
[__builtin_ctz(ARM_HWCAP_ARM_CRUNCH )] = "crunch",
|
||||
[__builtin_ctz(ARM_HWCAP_ARM_THUMBEE )] = "thumbee",
|
||||
[__builtin_ctz(ARM_HWCAP_ARM_NEON )] = "neon",
|
||||
[__builtin_ctz(ARM_HWCAP_ARM_VFPv3 )] = "vfpv3",
|
||||
[__builtin_ctz(ARM_HWCAP_ARM_VFPv3D16 )] = "vfpv3d16",
|
||||
[__builtin_ctz(ARM_HWCAP_ARM_TLS )] = "tls",
|
||||
[__builtin_ctz(ARM_HWCAP_ARM_VFPv4 )] = "vfpv4",
|
||||
[__builtin_ctz(ARM_HWCAP_ARM_IDIVA )] = "idiva",
|
||||
[__builtin_ctz(ARM_HWCAP_ARM_IDIVT )] = "idivt",
|
||||
[__builtin_ctz(ARM_HWCAP_ARM_VFPD32 )] = "vfpd32",
|
||||
[__builtin_ctz(ARM_HWCAP_ARM_LPAE )] = "lpae",
|
||||
[__builtin_ctz(ARM_HWCAP_ARM_EVTSTRM )] = "evtstrm",
|
||||
};
|
||||
|
||||
return bit < ARRAY_SIZE(hwcap_str) ? hwcap_str[bit] : NULL;
|
||||
}
|
||||
|
||||
const char *elf_hwcap2_str(uint32_t bit)
|
||||
{
|
||||
static const char *hwcap_str[] = {
|
||||
[__builtin_ctz(ARM_HWCAP2_ARM_AES )] = "aes",
|
||||
[__builtin_ctz(ARM_HWCAP2_ARM_PMULL)] = "pmull",
|
||||
[__builtin_ctz(ARM_HWCAP2_ARM_SHA1 )] = "sha1",
|
||||
[__builtin_ctz(ARM_HWCAP2_ARM_SHA2 )] = "sha2",
|
||||
[__builtin_ctz(ARM_HWCAP2_ARM_CRC32)] = "crc32",
|
||||
};
|
||||
|
||||
return bit < ARRAY_SIZE(hwcap_str) ? hwcap_str[bit] : NULL;
|
||||
}
|
||||
|
||||
#undef GET_FEATURE
|
||||
#undef GET_FEATURE_ID
|
||||
|
||||
|
|
@ -668,7 +711,7 @@ enum {
|
|||
#define GET_FEATURE_ID(feat, hwcap) \
|
||||
do { if (cpu_isar_feature(feat, cpu)) { hwcaps |= hwcap; } } while (0)
|
||||
|
||||
static uint32_t get_elf_hwcap(void)
|
||||
uint32_t get_elf_hwcap(void)
|
||||
{
|
||||
ARMCPU *cpu = ARM_CPU(thread_cpu);
|
||||
uint32_t hwcaps = 0;
|
||||
|
|
@ -706,7 +749,7 @@ static uint32_t get_elf_hwcap(void)
|
|||
return hwcaps;
|
||||
}
|
||||
|
||||
static uint32_t get_elf_hwcap2(void)
|
||||
uint32_t get_elf_hwcap2(void)
|
||||
{
|
||||
ARMCPU *cpu = ARM_CPU(thread_cpu);
|
||||
uint32_t hwcaps = 0;
|
||||
|
|
@ -741,6 +784,85 @@ static uint32_t get_elf_hwcap2(void)
|
|||
return hwcaps;
|
||||
}
|
||||
|
||||
const char *elf_hwcap_str(uint32_t bit)
|
||||
{
|
||||
static const char *hwcap_str[] = {
|
||||
[__builtin_ctz(ARM_HWCAP_A64_FP )] = "fp",
|
||||
[__builtin_ctz(ARM_HWCAP_A64_ASIMD )] = "asimd",
|
||||
[__builtin_ctz(ARM_HWCAP_A64_EVTSTRM )] = "evtstrm",
|
||||
[__builtin_ctz(ARM_HWCAP_A64_AES )] = "aes",
|
||||
[__builtin_ctz(ARM_HWCAP_A64_PMULL )] = "pmull",
|
||||
[__builtin_ctz(ARM_HWCAP_A64_SHA1 )] = "sha1",
|
||||
[__builtin_ctz(ARM_HWCAP_A64_SHA2 )] = "sha2",
|
||||
[__builtin_ctz(ARM_HWCAP_A64_CRC32 )] = "crc32",
|
||||
[__builtin_ctz(ARM_HWCAP_A64_ATOMICS )] = "atomics",
|
||||
[__builtin_ctz(ARM_HWCAP_A64_FPHP )] = "fphp",
|
||||
[__builtin_ctz(ARM_HWCAP_A64_ASIMDHP )] = "asimdhp",
|
||||
[__builtin_ctz(ARM_HWCAP_A64_CPUID )] = "cpuid",
|
||||
[__builtin_ctz(ARM_HWCAP_A64_ASIMDRDM)] = "asimdrdm",
|
||||
[__builtin_ctz(ARM_HWCAP_A64_JSCVT )] = "jscvt",
|
||||
[__builtin_ctz(ARM_HWCAP_A64_FCMA )] = "fcma",
|
||||
[__builtin_ctz(ARM_HWCAP_A64_LRCPC )] = "lrcpc",
|
||||
[__builtin_ctz(ARM_HWCAP_A64_DCPOP )] = "dcpop",
|
||||
[__builtin_ctz(ARM_HWCAP_A64_SHA3 )] = "sha3",
|
||||
[__builtin_ctz(ARM_HWCAP_A64_SM3 )] = "sm3",
|
||||
[__builtin_ctz(ARM_HWCAP_A64_SM4 )] = "sm4",
|
||||
[__builtin_ctz(ARM_HWCAP_A64_ASIMDDP )] = "asimddp",
|
||||
[__builtin_ctz(ARM_HWCAP_A64_SHA512 )] = "sha512",
|
||||
[__builtin_ctz(ARM_HWCAP_A64_SVE )] = "sve",
|
||||
[__builtin_ctz(ARM_HWCAP_A64_ASIMDFHM)] = "asimdfhm",
|
||||
[__builtin_ctz(ARM_HWCAP_A64_DIT )] = "dit",
|
||||
[__builtin_ctz(ARM_HWCAP_A64_USCAT )] = "uscat",
|
||||
[__builtin_ctz(ARM_HWCAP_A64_ILRCPC )] = "ilrcpc",
|
||||
[__builtin_ctz(ARM_HWCAP_A64_FLAGM )] = "flagm",
|
||||
[__builtin_ctz(ARM_HWCAP_A64_SSBS )] = "ssbs",
|
||||
[__builtin_ctz(ARM_HWCAP_A64_SB )] = "sb",
|
||||
[__builtin_ctz(ARM_HWCAP_A64_PACA )] = "paca",
|
||||
[__builtin_ctz(ARM_HWCAP_A64_PACG )] = "pacg",
|
||||
};
|
||||
|
||||
return bit < ARRAY_SIZE(hwcap_str) ? hwcap_str[bit] : NULL;
|
||||
}
|
||||
|
||||
const char *elf_hwcap2_str(uint32_t bit)
|
||||
{
|
||||
static const char *hwcap_str[] = {
|
||||
[__builtin_ctz(ARM_HWCAP2_A64_DCPODP )] = "dcpodp",
|
||||
[__builtin_ctz(ARM_HWCAP2_A64_SVE2 )] = "sve2",
|
||||
[__builtin_ctz(ARM_HWCAP2_A64_SVEAES )] = "sveaes",
|
||||
[__builtin_ctz(ARM_HWCAP2_A64_SVEPMULL )] = "svepmull",
|
||||
[__builtin_ctz(ARM_HWCAP2_A64_SVEBITPERM )] = "svebitperm",
|
||||
[__builtin_ctz(ARM_HWCAP2_A64_SVESHA3 )] = "svesha3",
|
||||
[__builtin_ctz(ARM_HWCAP2_A64_SVESM4 )] = "svesm4",
|
||||
[__builtin_ctz(ARM_HWCAP2_A64_FLAGM2 )] = "flagm2",
|
||||
[__builtin_ctz(ARM_HWCAP2_A64_FRINT )] = "frint",
|
||||
[__builtin_ctz(ARM_HWCAP2_A64_SVEI8MM )] = "svei8mm",
|
||||
[__builtin_ctz(ARM_HWCAP2_A64_SVEF32MM )] = "svef32mm",
|
||||
[__builtin_ctz(ARM_HWCAP2_A64_SVEF64MM )] = "svef64mm",
|
||||
[__builtin_ctz(ARM_HWCAP2_A64_SVEBF16 )] = "svebf16",
|
||||
[__builtin_ctz(ARM_HWCAP2_A64_I8MM )] = "i8mm",
|
||||
[__builtin_ctz(ARM_HWCAP2_A64_BF16 )] = "bf16",
|
||||
[__builtin_ctz(ARM_HWCAP2_A64_DGH )] = "dgh",
|
||||
[__builtin_ctz(ARM_HWCAP2_A64_RNG )] = "rng",
|
||||
[__builtin_ctz(ARM_HWCAP2_A64_BTI )] = "bti",
|
||||
[__builtin_ctz(ARM_HWCAP2_A64_MTE )] = "mte",
|
||||
[__builtin_ctz(ARM_HWCAP2_A64_ECV )] = "ecv",
|
||||
[__builtin_ctz(ARM_HWCAP2_A64_AFP )] = "afp",
|
||||
[__builtin_ctz(ARM_HWCAP2_A64_RPRES )] = "rpres",
|
||||
[__builtin_ctz(ARM_HWCAP2_A64_MTE3 )] = "mte3",
|
||||
[__builtin_ctz(ARM_HWCAP2_A64_SME )] = "sme",
|
||||
[__builtin_ctz(ARM_HWCAP2_A64_SME_I16I64 )] = "sme_i16i64",
|
||||
[__builtin_ctz(ARM_HWCAP2_A64_SME_F64F64 )] = "sme_f64f64",
|
||||
[__builtin_ctz(ARM_HWCAP2_A64_SME_I8I32 )] = "sme_i8i32",
|
||||
[__builtin_ctz(ARM_HWCAP2_A64_SME_F16F32 )] = "sme_f16f32",
|
||||
[__builtin_ctz(ARM_HWCAP2_A64_SME_B16F32 )] = "sme_b16f32",
|
||||
[__builtin_ctz(ARM_HWCAP2_A64_SME_F32F32 )] = "sme_f32f32",
|
||||
[__builtin_ctz(ARM_HWCAP2_A64_SME_FA64 )] = "sme_fa64",
|
||||
};
|
||||
|
||||
return bit < ARRAY_SIZE(hwcap_str) ? hwcap_str[bit] : NULL;
|
||||
}
|
||||
|
||||
#undef GET_FEATURE_ID
|
||||
|
||||
#endif /* not TARGET_AARCH64 */
|
||||
|
|
|
|||
|
|
@ -56,9 +56,13 @@ abi_long memcpy_to_target(abi_ulong dest, const void *src,
|
|||
|
||||
extern unsigned long guest_stack_size;
|
||||
|
||||
#ifdef TARGET_S390X
|
||||
#if defined(TARGET_S390X) || defined(TARGET_AARCH64) || defined(TARGET_ARM)
|
||||
uint32_t get_elf_hwcap(void);
|
||||
const char *elf_hwcap_str(uint32_t bit);
|
||||
#endif
|
||||
#if defined(TARGET_AARCH64) || defined(TARGET_ARM)
|
||||
uint32_t get_elf_hwcap2(void);
|
||||
const char *elf_hwcap2_str(uint32_t bit);
|
||||
#endif
|
||||
|
||||
#endif /* LINUX_USER_LOADER_H */
|
||||
|
|
|
|||
Loading…
Reference in New Issue