mirror of https://github.com/proxmox/mirror_qemu
![]() This relatively small architectural feature adds the following: FIR.FREP: Read-only. If FREP=1, then Config5.FRE and Config5.UFE are available. Config5.FRE: When enabled all single-precision FP arithmetic instructions, LWC1/LWXC1/MTC1, SWC1/SWXC1/MFC1 cause a Reserved Instructions exception. Config5.UFE: Allows user to write/read Config5.FRE using CTC1/CFC1 instructions. Enable the feature in MIPS64R6-generic CPU. Signed-off-by: Leon Alrae <leon.alrae@imgtec.com> |
||
---|---|---|
.. | ||
Makefile.objs | ||
TODO | ||
cpu-qom.h | ||
cpu.c | ||
cpu.h | ||
dsp_helper.c | ||
gdbstub.c | ||
helper.c | ||
helper.h | ||
kvm.c | ||
kvm_mips.h | ||
lmi_helper.c | ||
machine.c | ||
mips-defs.h | ||
msa_helper.c | ||
op_helper.c | ||
translate.c | ||
translate_init.c |